

LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR

- •
- **and Adjustable (1.22-V to 5.5-V)**
- •**Stable With Any Type/Value Output Capacitor**
- •**±2% Output Voltage Tolerance Over Line,**
- • **Integrated Supervisor (SVS) With 200-ms RESET Delay Time**
- •**(TPS72625)**
- **Low 210-µA Ground Current at Full Load**
- •**Less than 1-µA Standby Current**
- •**Integrated UVLO with Thermal and Overcurrent Protection** Standby current is less than 1 µA.
- •

APPLICATIONS

- •**PCI Cards**
- •**Modem Banks and Telecom Boards**
- • **DSP, FPGA, and Microprocessor Power Supplies**
- •**Portable, Battery-Powered Applications**
- • **1.26-V Core Voltage for the Following DSPs: – TMS320vC5501**
	- **– TMS320vC5502**

FEATURES DESCRIPTION

 1-A Low-Dropout Regulator Supports Input The TPS726xx family of 1-A low-dropout (LDO) linear **regulators** has fixed voltage options available that are • Available in 1.26-V, 1.5-V, 1.6-V, 1.8-V, 2.5-V, commonly used to power the latest DSPs, FPGAs, and microcontrollers. The integrated supervisory circuitry provides an active low RESET signal when the output falls out of regulation. The no capaci tor/any capacitor feature allows the customer to tailor **Load, and Temperature (–40°C to 125°C)** output transient performance as needed. Therefore, compared to other regulators capable of providing the same output current, this family of regulators can provide ^a stand alone power supply solution or ^a post **Low 170-mV Dropout Voltage at ¹ ^A** regulator for ^a switch mode power supply.

> These regulators operate over ^a wide range of input voltages (1.8 V to 6 V) and have very low dropout (170 mV at 1-A). Ground current is typically 210 µA at full load and drops to less than 80 µA at no load.

 5-Lead SOT223-5 or DDPAK Surface-Mount Unlike some regulators that have ^a minimum current **Package requirement**, the TPS726xx family is stable with no output load current. The low noise capability of this family, coupled with its high current operation and ease of power dissipation, make it ideal for telecom boards, modem banks, and other noise sensitive applications.

> The TPS726xx is available in either a SOT223-5 or DDPAK package. The TPS726126 is available in ^a SOT223-5 package only.

Note: Tab is GND for both packages

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

PACKAGE DISSIPATION RATINGS

(1) The JEDEC high K (2s2p) board design used to derive this data was ^a 3-inch ^x 3-inch (7,5-cm ^x 7,5-cm), multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

The JEDEC low K (1s) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), two-layer board with 2 ounce copper traces on top of the board.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range V_I = V_{O(typ)} + 1 V, I_O= 1 mA, EN = IN, C_O = 1 µF, C_I = 1 µF (unless otherwise noted). Typical values are at +25°C.

(1) Minimum V_{IN} is 1.800 V or $V_O + V_{DO}$, whichever is greater.

(2) Test condition includes, output voltage V_O = V_O – 15% and pulse duration = 10 ms.

(3) V_{Imin} = (V_O + 1) or 1.8 V whichever is greater.

Line regulation (mV) =
$$
(\%/V) \times \frac{V_0(5.5 V - V_{Imin})}{100} \times 1000
$$

(4) Dropout voltage is defined as the differential voltage between V_O and V_I when V_O drops 100 mV below the value measured with $V_1 = V_0 + 1 V.$

Œ **TEXAS INSTRUMENTS www.ti.com**

SLVS403F–MAY 2002–REVISED MAY 2005

FUNCTIONAL BLOCK DIAGRAM

Terminal Functions

NOTES:A. V_{RES} is the minimum input voltage for a valid RESET.

TYPICAL CHARACTERISTICS

t − Time − µ**s**

VO − Output Voltage − V

Figure 7. Figure 8. Figure 9.

t − Time − µ**s**

5

SLVS403F–MAY 2002–REVISED MAY 2005

TYPICAL CHARACTERISTICS (continued)

APPLICATION INFORMATION

The TPS726xx family of low-dropout (LDO) regulators have numerous features that make it apply to ^a wide range of applications. The family operates with very low input voltage (≥1.8 V) and low dropout voltage (typically 200 mV at full load), making it an efficient stand-alone power supply or post regulator for battery or switch mode power supplies. Both the active low RESET and 1-A output current, make the TPS726xx family ideal for powering processor and FPGA supplies. The TPS726xx family also has low output noise (typically 150 μ V_{RMS} with 10-µF output capacitor), making it ideal for use in telecom equipment.

External Capacitor Requirements

A 1-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS726xx, is required for stability. To improve transient response, noise rejection, and ripple rejection, an additional 10-µF or larger, low ESR capacitor is recommended. A higher-value, low ESR input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source, especially if the minimum input voltage of 1.8 V is used.

Although an output capacitor is not required for stability, transient response and output noise are improved with ^a 10-µF output capacitor.

Regulator Protection

The TPS726xx pass element has ^a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS726xx also features internal current limiting and thermal protection. During normal operation, the TPS726xx limits output current to approximately 1.6 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 145°C, regulator operation resumes.

THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_1) max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_Jmax). The two main environmental variables that ^a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for ^a linear regulator that is operating at ^a specific power level.

In general, the maximum expected power ($P_{D(max)}$) consumed by a linear regulator is computed as:

$$
P_D \text{max} = \left(V_{I(\text{avg})} - V_{O(\text{avg})}\right) \times I_{O(\text{avg})} + V_{I(\text{avg})} \times I_{(Q)}
$$
\n(1)

Where:

- • \bullet \vee _{I(avg)} is the average input voltage.
- •• $V_{O(\text{avg})}$ is the average output voltage.
- • \bullet $_{\text{O(avg)}}$ is the average output current.
- • \bullet I_(Q) is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term V_{I(avg)} x I_(Q) can be neglected. The operating junction temperature is computed by adding the

(2)

(3)

SLVS403F–MAY 2002–REVISED MAY 2005

THERMAL INFORMATION (continued)

ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case $\mathcal{B}_{\theta\cup C}$, the case to heatsink $\mathcal{B}_{\theta\subset S}$), and the heatsink to ambient \mathcal{B}_{ASA}). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 19 illustrates these thermal resistances for (a) ^a SOT223 package mounted in ^a JEDEC low-K board, and (b) ^a DDPAK package mounted on ^a JEDEC high-K board.

Figure 19. Thermal Resistances

Equation 2 summarizes the computation:

$$
T_J = T_A + P_D \text{max} \times (R_{\theta JC} + R_{\theta CS} + R_{\theta SA})
$$

The $R_{\theta JC}$ is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The $R_{\theta SA}$ is a function of the type and size of heatsink. For example, black body radiator type heatsinks can have R_{θCS} values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The $R_{\theta CS}$ is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT223 package, $R_{\theta\text{CS}}$ of 1°C/W is reasonable.

Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT223 packages, use ^a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer-aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ®_{θJA}). This R_{θJA}is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into Equation 3:

$$
T_J = T_A + P_D \text{max} \times R_{\theta J A}
$$

Rearranging Equation 3 gives Equation 4:

$$
R_{\theta J A} = \frac{T_J - T_A}{P_D \text{max}} \tag{4}
$$

Using Equation 3 and the computer model generated curves shown in [Figure](#page-8-0) 20 and [Figure](#page-10-0) 23, ^a designer can quickly compute the required heatsink thermal resistance/board area for ^a given ambient temperature, power dissipation, and operating environment.

THERMAL INFORMATION (continued)

DDPAK Power Dissipation

The DDPAK package provides an effective means of managing power dissipation in surface mount applications. The DDPAK package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of ^a copper plane directly underneath the DDPAK package enhances the thermal performance of the package.

To illustrate, the TPS72625 in ^a DDPAK package was chosen. For this example, the average input voltage is 5 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$
P_D \text{max} = (5 - 2.5) \text{ V x 1 A} = 2.5 \text{ W}
$$

(5)

(6)

Substituting T_J max for T_J into Equation 4 gives Equation 6:

$$
R_{\theta J A} \text{max} = (125 - 55) ^{\circ}C/2.5 W = 28 ^{\circ}C/W
$$

From Figure 20, DDPAK Thermal Resistance vs Copper Heatsink Area, the ground plane needs to be 1 cm² for the part to dissipate 2.5 W. The operating environment used in the computer model to construct Figure 20 consisted of ^a standard JEDEC High-K board (2S2P) with ^a 1 oz. internal copper plane and ground plane. The package is soldered to ^a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. [Figure](#page-9-0) 21 shows the side view of the operating environment used in the computer model.

Figure 20. DDPAK Thermal Resistance vs Copper Heatsink Area

SLVS403F–MAY 2002–REVISED MAY 2005

THERMAL INFORMATION (continued)

Figure 21. DDPAK Thermal Resistance

From the data in Figure 22 and rearranging Equation 4, the maximum power dissipation for ^a different ground plane area and ^a specific ambient temperature can be computed.

Figure 22. Maximum Power Dissipation vs Copper Heatsink Area

SOT223 Power Dissipation

The SOT223 package provides an effective means of managing power dissipation in surface mount applications. The SOT223 package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of ^a copper plane directly underneath the SOT223 package enhances the thermal performance of the package.

To illustrate, the TPS72625 in ^a SOT223 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, no air flow is present, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

THERMAL INFORMATION (continued)

$$
P_D \text{max} = (3.3 - 2.5) \text{ V x 1 A} = 800 \text{ mW}
$$

 R_{θ JA^{max} = (125 - 55)°C/800 mW = 87.5°C/W Substituting T_J max for T_J into Equation 4 gives Equation 8:

From Figure 23, R_{eja} vs PCB Copper Area, the ground plane needs to be 0.55 in² for the part to dissipate 800 mW. The operating environment used to construct Figure 23 consisted of ^a board with 1 oz. copper planes. The package is soldered to ^a 1 oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1 oz. ground plane.

Figure 23. SOT223 Thermal Resistance vs PCB AREA

From the data in Figure 23 and rearranging Equation 4, the maximum power dissipation for ^a different ground plane area and ^a specific ambient temperature can be computed (as shown in Figure 24).

Figure 24. SOT223 Power Dissipation

(7)

(8)

11

PACKAGING INFORMATION

www.ti.com 10-Feb-2006

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE

Controlling dimension in inches. С.

- \triangle Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- $\underline{\mathbb{A}}$ Lead width dimension does not include dambar protrusion.
- plated leads.
- Interlead flash allow 0.008 inch max. G.
- Η. Gate burr/protrusion max. 0.006 inch.
- \mathbf{L} Datums A and B are to be determined at Datum H.
- Package dimensions per JEDEC outline drawing TO-261, J. issue B, dated Feb. 1999. This variation is not yet included.
- **V** TEXAS **INSTRUMENTS** www.ti.com

MECHANICAL DATA

NOTES: All linear dimensions are in inches (millimeters). A.

- This drawing is subject to change without notice. **B.**
- Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side. $\mathbb{C}.$
- Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2006, Texas Instruments Incorporated