Answers Database
Configuration: Hazards of exceeding 3K CCLK low time maximum in Slave Serial Mode
Record #696
Problem Title:
Configuration: Hazards of exceeding 3K CCLK low time maximum in Slave
Serial Mode
Problem Description:
What problems might be encountered if you exceed the maximum Tccl (CCLK low time
) of 5.0us on some cycles when configuring a 3k device in Slave Serial mode?
Solution 1:
Some of the configuration control logic is quasi-static.
At higher temperatures the register contents of this logic can be lost if
the time between high levels of CCLK is too long, causing the associated
state machine to become stuck in an invalid state.
The way to recover from this is to power-down the device
or cycle DONE and RESET.
End of Record #696
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |