Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Design Manager M1.5: Timing Simulation Data (time_sim.*) is not created


Record #722

Product Family:  Software

Product Line:  M1 Graphical/General

Problem Title:
Design Manager M1.5: Timing Simulation Data (time_sim.*) is not created


Problem Description:
Keywords: design manager, flow engine, m1.5, timing, simulation, time_sim, creat
e

Urgency:  Standard

General Description:

The Timing phase of the Flow Engine is responsible for creating a
Post Layout Timing Report by default.  In addition, timing simulation
data can be created in this stage depending on if the proper options
are selected to do so.

If you run the Flow Engine in its default state, a Post-Layout Timing
Report will be generated once the Timing phase has completed.  In order
to create Timing Simulation Data at this point, the Timing phase must be re-exec
uted.


Solution 1:

After having completed the Timing phase as described above, the following
steps must be taken to create timing simulation data:

1. In the Flow Engine, click on the STEP BACK button towards the bottom.  (Place
 and Route will now be the last "Completed" stage).

2. Select Setup->Options to invoke the Options Dialog box

3. Select the Simulator of choice from the drop down menu under Program
Option Templates.  You can specify additional options by selecting Edit Template
.

4. Select "Produce Timing Simulation Data" under Optional Targets

NOTE: If both Steps (3,4) are not performed, timing simulation data
will not be created.

5. Click OK to save settings.

6. Back in the Flow Engine, click on the RUN button to re-run Timing

7. Both timing reports and timing simulation data will now be created.

In order to avoid having to do the above, select the neccessary options
to produce timing simulation data (Steps 3,4) before processing
a new revision.




End of Record #722

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents