Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


check -p sdesign.1 fails because of invalid/overlapping nets


Record #898

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
check -p sdesign.1 fails because of invalid/overlapping nets


Problem Description:
When XSIMMAKE is run, CHECK -p design.1 sometimes overlooks mistakes in the
schematic, like overlapping nets.  The second check in XSIMMAKE
CHECK -p sdesign.1 will issue the following message:

abnormal program termination

CHECK is crashing of an invalid net connection on the schematic. XDRAW is the
program that creates the s<design> schematics. It fails to create valid nets
in the new schematics under certain conditions.

Nets that are overlapped will have a junction appear somewhere on the net
where there normally would not be one.	For example, you might see a junction
point where only two nets appear to enter the junction.  Move the nets around
and you will see a third net under the first two.


Solution 1:

On the schematic, look for junction points that appear to have only two
nets attached.	Delete the nets associated with the junction, and redraw the
circuit.  Rerun XSIMMAKE and repeat this process until all of the original
schematics are cleaned up.



End of Record #898

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents