Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Quicksim II: No-connects appear on Fncsim8-created schematic containing XBLOX


Record #1022

Product Family:  Software

Product Line:  Mentor

Problem Title:
Quicksim II: No-connects appear on Fncsim8-created schematic containing
XBLOX



Problem Description:
When you run Fncsim8 -o (use original schematic) on a design that contains
XBLOX components, Fncsim8 generates a simulation model that looks similar
to your original schematic in a component called simdir/design_name.  If
the original schematic has any pin vertices connected by a zero-length net
(i.e., has any pin vertices laying on top of each other), the "clone"
schematic shows no-connects (those circle-with-the-slash-in-the-middle
symbols) on these vertices.  The no-connects occur in any location where
there are two vertices laying on top of each other in the new, generated
schematic.


Solution 1:

The best solution to this problem is to go back to the original schematic
and move any coincident vertices apart, so that you can see the net between
them.



Solution 2:

You can open the simdir/design in pld_da and do a Connect -> Connect All
(from the right-mouse-button pop-up menu) then a Check and Save on each
sheet.	Then rerun pld_dve_sim simdir/design before rerunning Quicksim.



End of Record #1022

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents