Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


XBLOX 5.x: ONE_HOT COUNTER with unconnected UP/DN pin results in DOWN counter


Record #1066

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
XBLOX 5.x: ONE_HOT COUNTER with unconnected UP/DN pin results in DOWN
counter



Problem Description:
The XBLOX Reference/User Guide specifies that an XBLOX counter with the
UP/DN pin unconnected will default to an up counter.  However, if
STYLE=ONE_HOT, a DOWN counter will be created.	(The "hot" bit, for
example, will step from bit 1 to bit 0, instead of from bit 1 to bit 2 as
expected.)


Solution 1:

To synthesize a ONE_HOT up counter, attach the COUNTER's UP/DN pin to VCC.



End of Record #1066

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents