Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


CADENCE CONCEPT: Properties on pads (LOC, TNM, FAST) are not supported


Record #1077

Product Family:  Software

Product Line:  Cadence

Problem Title:
CADENCE CONCEPT:  Properties on pads (LOC, TNM, FAST) are not supported


Problem Description:
A fundamental restriction in the Concept schematic interface is
that properties on pads are not supported. Although Concept will
not flag any errors or warnings on properties you might attach
to a pad, they will be silently dropped when the design is
translated to XNF by CONCEPT2XNF.  This applies to all
versions of Concept and CONCEPT2XNF.


Solution 1:

The workarounds are as follows:

	- TNM:	Put the property on the net between the I/O buffer and
		pad instead (ibuf and ipad, or obuf and opad)  Specify
		"TNM" as the name of the property, and the desired
		user name for the value of the property.

	- LOC:	LOC properties for I/O pin locations should be attached
		to the I/O buffers or I/O registers instead.  You may
		also attach the LOC property to the net connecting the
		the pad to the buffer.	Specify "LOC" as the name
		of the property, and the desired location as the value.
	
	- FAST: To specify a FAST output, attach the property to the
		appropriate OBUF.  The property must be designated as
		either "slew_rate=fast" (name = slew_rate, value = fast)
		or "apr=fast".

		If you use "slew_rate=fast", you also
		need to make a correction in the concept2xnf.prop file
		in your install_dir/share/library/xilinx/data/ directory:
  		
		Add a colon (":") after the the word, "SLEW_RATE" in this
		file:

			SLEW_RATE:	;  {FAST MED}
				 ^
				 |_ add colon here
		



Solution 2:





End of Record #1077

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents