Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


CADENCE CONCEPT (pre-M1 and M1): Adding pin lock attributes/properties to CLB maps


Record #1078

Product Family:  Software

Product Line:  Cadence

Problem Title:
CADENCE CONCEPT (pre-M1 and M1):  Adding pin lock attributes/properties
to CLB maps



Problem Description:
Keywords: CLB pin lock property attribute

Urgency: standard

General Description:

Prior to the M1 release:
------------------------
Signals may be locked to specific pins on a CLB (XC3000/A), or
a function generator (XC4000/E/EX), by attaching a pin lock
property  named "PR_PARAMS" having a value of "P" to the
appropriate pin of a map symbol.

M1 release:
-----------
CLB pin locking is not supported in the M1 release.


Solution 1:


Pre-M1 release:
---------------
XC3000/A:  Attach a property with name="PR_PARAMS",
value="P" to the appropriate pin on the CLBMAP symbol to lock
the attached signal to that pin.

XC4000/E/EX:	Attach a property with name="PR_PARAMS",
value="P"  to the appropriate pin on the FMAP or HMAP symbol
to lock the attached signal to that pin.

M1 release:
-----------
There is no support for locking signals down to CLB pins.



End of Record #1078

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents