Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


EZTAG Errors 1020, 1019: While programming 9500 device with Xchecker cable


Record #1113

Product Family:  Hardware

Product Line:  9500

Problem Title:
EZTAG Errors 1020, 1019: While programming 9500 device with Xchecker
cable



Problem Description:
While attempting to program a 9500 device using the EZTag software and the
Xchecker cable, messages similar to the following are displayed:

cable ID type is 'XCHECKER'
cable is connected to 'com1'
baud rate is 115200
sizing system available memory ....done
putting device in isp mode ... done
erasing device .....
error 1020: erase operation not allowed in attempting to address location
'0x0' of instance 'design_name'  with data '0xff'
error 1020: same as above but location '0x2000'
error 1020: same but location '0x1000'
error 1020: same but location '0x3000'
error 1021: unable to execute erase command
'design_name' programming completed with errors


Solution 1:

There are files on the Xilinx BBS which contain updated BSDL
files.	These are the files used to program the 9500 devices.

The files are in the Software Help -> CPLD Software area,
and the filenames are:

eztag_hp.tar   -- For HP platform
eztag_pc.zip   -- For PC platform
eztag_sn.tar  -- For Sparc platform



Solution 2:

Make sure that Vcc/GND pairs are decoupled.  Recommended
decoupling capacitor value is 0.1uF.



Solution 3:

Verify that Vcc is within the operating specifications.



Solution 4:

If programming from a PC with an enhanced parallel port (EPP),
use a Parallel download cable (model DLC5) with serial number
greater than 5000.
These cables were redesigned to work with the EPP port.



End of Record #1113

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents