Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


PROsim error: Could not find wir file xc5200:osc52.1


Record #1135

Product Family:  Software

Product Line:  ViewLogic

Problem Title:
PROsim error: Could not find wir file xc5200:osc52.1


Problem Description:
When performing a timing simulation on a 5200 design containing
an OSC5 component, you may come across the following error in
PROsim, while using PROflow:

ERROR: Wirelist errors will prevent correct simulation.
Error - Could not find wir file xc5200:osc52.1


This occurs in designs without XBLOX or XABEL.	It will happen
with the timing simulation only, even if the functional simulation
went fine.


Solution 1:

To remedy this problem, check the
"Design Contains XBLOX, RAM, ROM, or XABEL Module",
after the Functional Simulation button is selected
within PROflow, even, if this statement is not true.
Then select OK.

This will run Xsimmake for the functional flow.  You do
not have to actually simulate here, just compile the
design.

Then re-run the Timing Simulation flow from PROflow.



End of Record #1135

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents