Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


XEPLD 6.0.1: vm2006:Internal Error and - invalid ID] when taegine is run


Record #1159

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
XEPLD 6.0.1: vm2006:Internal Error and - invalid ID] when taegine is run


Problem Description:
When Timing Analyzer is run, the following error could occur:

vm2006:[Error] [Internal Error - invalid ID].
Unexpected error detected.
Please report to Xilinx with reference: "network.cc:167"


This could result if the design name is "temp".

Apparently, the Design Manager always saves a copy of the .vm6 file from
HITOP with the name "temp". So, if you have a design name called "temp", you may
 get the error described above.


Solution 1:

Solution:

Do not use "temp" as the design name. Rename it to temp1 instead.



End of Record #1159

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents