Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Proflow : Project Verification Error


Record #1183

Product Family:  Software

Product Line:  ViewLogic

Problem Title:
Proflow : Project Verification Error


Problem Description:
Upon entering Proflow you may get the following error message :

Stop : Project Verfication Error:

Proflow will then display the environment data and shut down.


Solution 1:

One cause of this problem is when the current project number is too large
in the project.lst file.  The number on the first line of this file must be
at least one number less than the total number of directories listed in the
file.  Open the <proser>/standard/vf/project.lst and change this number to
0 so that it will now point to the first directory.  A sample project.lst
file look like the following :

2		     <----- Try changing this number to 0
c:\designs\mydesign
c:\others\urdesign
c:\demos\pci



End of Record #1183

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents