Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


XC5200: UserClk must be enabled in Makebits before CK_DIV will be used.


Record #1293

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
XC5200:	UserClk must be enabled in Makebits before CK_DIV will be used.


Problem Description:
The CK_DIV symbol is used when you want to bring in an external
clock signal from off-chip.  However, placing the symbol on
schematic alone will not tell the Xilinx tools that your design
is being clocked externally.


Solution 1:

You also need to enable the user clock in MakeBits by typing:

prompt> makebits -f OscClk:UserClk <design_name>.lca



End of Record #1293

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents