Answers Database
XC9500/XC7000: Translate warning 295: The LOC parameter 'LOC=FB1_16' on the macro symbol $1I1 is not supported for XC7000 designs
Record #1403
Product Family: Hardware
Product Line: 7300
Problem Title:
XC9500/XC7000: Translate warning 295: The LOC parameter 'LOC=FB1_16' on
the macro symbol $1I1 is not supported for XC7000 designs
Problem Description:
In a CPLD schematic design, Translate returns the following warning :
Warning 295:
The LOC parameter 'LOC=FB1_16' on the macro symbol $1I1 is not
supported for XC7000/XC9000 designs.
This happens if $1I1 is not a primitive symbol.
With the XEPLD v6.0 tools, some components can be mapped to a
specific function block and macrocell using the following
schematic attribute syntax:
LOC=FB<n>_<m>
where <n> is the function block number and <m> is the
macrocell number.
However, the LOC attribute may _only_ be placed on Primitives.
Solution 1:
The following is a list of the primitives which may have a
LOC attribute placed on them:
AND* NAND*
OR* NOR*
XOR2 XNOR2
XOR3 XNOR3
XOR4 XNOR4
INV BUF
BUFT FDCP
FBMC FFBMC
End of Record #1403
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |