Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


HARDWARE DEBUGGER: Many internal signals cannot be selected


Record #1432

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
HARDWARE DEBUGGER: Many internal signals cannot be selected


Problem Description:
When running the Hardware debugger, several internal signals cannot be
selected although they are present in the .lca and .xtf files


Solution 1:

Not all siganls can be selected by hardware debugger.  Only
the signal names that show up in the <design>.ll file are
available. The .ll file lists all internal nodes that
corespond to a probe point such as CLB outputs.

If the name is not on the list then there is no way to force
it to be on the list without re-implementing the design.
If you would like to Re-implement the design for this purpose,
you can force the net to be external to a CLB by placing an
X attribute on the net.  This should put the net name at a
probable location and makebits will enter the proper names
into the .ll file




End of Record #1432

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents