Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


PPR, XDELAY: Why timing/performance results differ in the two report files.


Record #1621

Problem Title:
PPR, XDELAY: Why timing/performance results differ in the two report
files.



Problem Description:
Comparing the design performance information produced by PPR and the
performance report produced by XDELAY or Timing Analyzer show different
values for the same design.
Which report is accurate?


Solution 1:

The reason these two reports can contain different performance
figures for the same design is because the performance values
produced by PPR is strictly an estimation while XDELAY produces
a true approximation of maximum design performance within
device specification.

The reason for this is to reduce compile times of the placement
and routing of the design.  This saves you time during
intermediate revisions of the design.  If a true approximation
of the design performance is desired, XDELAY may subsequently
be run on the placed and routed design for a more accurate
report of design timing.



End of Record #1621

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents