Answers Database
CONCEPT: Sample CONCEPT2XNF.PROP file from 9504 Cadence release
Record #1655
Product Family: Software
Product Line: Cadence
Problem Title:
CONCEPT: Sample CONCEPT2XNF.PROP file from 9504 Cadence release
Problem Description:
Keywords: concept, concept2xnf.prop
Urgency: standard
General description: The CONCEPT2XNF.PROP file lists all properties in a
Concept schematic that will be recognized and written out to an XNF file
by the CONCEPT2XNF netlister. If a schematic property does not have
a corresponding entry in the the CONCEPT2XNF.PROP file, it will be ignored
by the CONCEPT2XNF netlister.
To support user-defined properties (e.g., user-defined TIMEGRPs), you
must copy the concept2xnf.prop file from $CDS/share/library/xilinx/data
to your working directory, and add an entry for each new property to
this local concept2xnf.prop file. Each entry is a Name/Value pair, where
the first column corresponds to the name you must specify for the property
when you enter it (without the ":"). The second column represents the
string CONCEPT2XNF must prepend to the property value when it writes out
the XNF file.
-------------------------------------
FILE_TYPE=XNFPARMS;
{ Appearance of parameter name in xnf file.}
{ Left side is the concept name and right side is the xilinx name.}
{ Properties allowed on a symbol }
$SYM_PROP
PART_TYPE: ;
INTERNAL: BOOLEAN;
BLKNM: BLKNM=;
DECODE: BOOLEAN;
FILE: FILE=;
INIT: INIT=;
LOC: LOC=;
NODELAY: BOOLEAN;
PROHLOC: LOC<>;
MAP: MAP=;
SLEW_RATE: ; { FAST MED }
RLOC: RLOC=; { Symbol }
U_SET: U_SET=; { Symbol }
HU_SET: HU_SET=; { Symbol }
LOCS: ; { Symbol }
HBLKNM: HBLKNM=;
LOGIC_LEVEL: ; { cmos, ttl }
OUTPUT_MODE: ; { RES, CAP }
DOUBLE: BOOLEAN;
TNM: TNM=; { Symbol, Net, Pin }
GRP01: =GRP01=; { Only timegroup symbol }
GRP02: =GRP02=; { Only timegroup symbol }
GRP03: =GRP03=; { Only timegroup symbol }
GRP04: =GRP04=; { Only timegroup symbol }
GRP05: =GRP05=; { Only timegroup symbol }
GRP06: =GRP06=; { Only timegroup symbol }
GRP07: =GRP07=; { Only timegroup symbol }
GRP08: =GRP08=; { Only timegroup symbol }
GRP09: =GRP09=; { Only timegroup symbol }
GRP10: =GRP10=; { Only timegroup symbol }
TS01: =TS01=; { Timespec properties }
TS02: =TS02=;
TS03: =TS03=;
TS04: =TS04=;
TS05: =TS05=;
TS06: =TS06=;
TS07: =TS07=;
TS08: =TS08=;
TS09: =TS09=;
TS10: =TS10=;
KN: BOOLEAN; { Xblox }
A_ENCODING: =A_ENCODING=; { Xblox }
B_ENCODING: =B_ENCODING=; { Xblox }
B_BOUNDS: =B_BOUNDS=; { Xblox }
A_BOUNDS: =A_BOUNDS=; { Xblox }
INC_BY: =INC_BY=; { Xblox }
PADNAME: =PADNAME=; { Xblox }
USE_RLOC: USE_RLOC=;
COUNT_TO: =COUNT_TO=; { Xblox }
RLOC_ORIGIN: RLOC_ORIGIN=;
RLOC_RANGE: RLOC_RANGE=;
ASYNC_VAL: =ASYNC_VAL=; { Xblox }
SYNC_VAL: =SYNC_VAL=; { Xblox }
STYLE: =STYLE=; { Xblox }
DIVIDE_BY: =DIVIDE_BY=; { Xblox }
DIVIDE1_BY: DIVIDE1_BY=;
DIVIDE2_BY: DIVIDE2_BY=;
OSC: OSC=;
DUTY_CYCLE: =DUTY_CYCLE=; { Xblox }
ELEM: =ELEM=; { Xblox }
ENCODING: =ENCODING=; { Xblox }
BOUNDS: =BOUNDS=; { Xblox }
FLOAT_VAL: =FLOAT_VAL=; { Xblox }
DEPTH: =DEPTH=; { Xblox }
SLICE: =SLICE=; { Xblox }
SUB: =SUB=; { Xblox }
SUB_STARTS_AT: =SUB_STARTS_AT=; { Xblox }
MEMFILE: =MEMFILE=; { Xblox }
VALUE: =VALUE=; { Xblox }
INVMASK: =INVMASK=; { Xblox }
DECODEMASK: =DECODEMASK=; { Xblox }
DEF: DEF=; { Internal }
SCHNM: SCHNM=; { Internal }
CYMODE: CYMODE=; { Internal }
LIBVER: LIBVER=; { Internal }
LOGIC_OPT: =LOGIC_OPT=; { EPLD }
OPT: =OPT=; { EPLD }
PLD: =PLD=; { EPLD }
LOWPWR: =LOWPWR=; { EPLD }
MRINPUT: =MRINPUT=; { EPLD }
MINIMIZE: =MINIMIZE=; { EPLD }
UIM_OPT: =UIM_OPT=; { EPLD }
FOE_OPT: =FOE_OPT=; { EPLD }
CLOCK_OPT: =CLOCK_OPT=; { EPLD }
REG_OPT: =REG_OPT=; { EPLD }
PRELOAD_OPT: =PRELOAD_OPT=; { EPLD }
EQN: EQN=; { Obsolete }
IOB_TYPE: ; { Obsolete }
PAD_TYPE: ; { Obsolete }
TRANS_TIME: ; { Obsolete }
LOGIC_TYPE: ; { Obsolete }
MODE: MODE=; { Obsolete }
EQUATE_H: CFG,EQUATE H=; { Obsolete }
POWER_OPT: ; { Obsolete }
FREQ: FREQ=; { Obsolete }
PERIOD: PERIOD=; { Obsolete }
THI: THI=; { Obsolete }
TLO: TLO=; { Obsolete }
PL_GROUP: GROUP=; { Obsolete }
PL_SIZE: SIZE=; { Obsolete }
$END.
{ Properties allow in a pin }
$PIN_PROP
{---------------------------------------------}
INPUT_LOAD: =INPUT_LOAD=; { Internal property use by xcdsprep }
OUTPUT_LOAD: =OUTPUT_LOAD=; { Internal property use by xcdsprep }
PARAM: ; { Net, Pin }
PIN: PIN=; { Used by xnfmerge }
PIN_INV: ; { Obsolete }
PR_PARAMS: ; { Place and Route params, Net, Pin }
DS: DS-; { Obsolete }
DE: DE-; { Obsolete }
TNM: TNM=; { Symbol, Net, Pin }
TSPEC: ;
$END.
$NET_PROP
{---------------------------------------------}
APR: ; { Obsolete }
BLKNM: BLKNM=;
CLOCK_PIN: ; { Obsolete }
HBLKNM: HBLKNM=;
INPUT_LOAD: =INPUT_LOAD=; { Internal property use by xcdsprep }
INTERNAL: BOOLEAN;
LOC: LOC=;
NODELAY: BOOLEAN;
OUTPUT_LOAD: =OUTPUT_LOAD=; { Internal property use by xcdsprep }
OUTPUT_MODE: ; { RES, CAP }
PIN: PIN=; { Used by xnfmerge }
PR_PARAMS: ; { Place and Route params, Net, Pin }
PROHLOC: LOC<>;
SLEW_RATE: ; { FAST MED }
TSPEC: ;
TNM: TNM=; { Symbol, Net, Pin }
VHDL_MODE: =; { Internal property use by xcdsprep }
$END.
$REC_PROP
{---------------------------------------------}
BASE: CFG,BASE ; { This requires a new record }
CONFIG: CFG,CONFIG ;
EQUATE_F: CFG,EQUATE F=; { This requires a new record }
EQUATE_G: CFG,EQUATE G=; { This requires a new record }
$END.
Solution 1:
End of Record #1655
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |