Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


SYNOPSYS : The output of replace_fpga still contains CLB element/write command fails in FPGA Compiler


Record #1670

Product Family:  Software

Product Line:  Synopsys

Problem Title:
SYNOPSYS : The output of replace_fpga still contains CLB element/write
command fails in FPGA Compiler



Problem Description:
After running the FPGA Compiler command replace_fpga,
a user may be unable to run the 'write' command succesfully;
'write' reports that there are CLB elements still present in the design.


Solution 1:

If the write command fails in FPGA Compiler, this most
likely is caused by replace_fpga failing.  replace_fpga usually
fails if a CLB still has the 'dont_touch' attribute on it.

Just before running the 'write' command, run the following command
at the top of your design hierarchy:

remove_attribute find(cell,"*") dont_touch

run 'replace_fpga' and then run the 'write' command.
This should allow replace_fpga
to finish correctly, and then the 'write' command should work.



Solution 2:

Run : remove_attribute find(cell, "*") dont_touch
before	replace_fpga.



End of Record #1670

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents