Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


VERILOG-XL: How to specify libraries for different family devices in a multi-chip simulation


Record #1694

Product Family:  Software

Product Line:  Cadence

Problem Title:
VERILOG-XL: How to specify libraries for different family devices in a
multi-chip simulation



Problem Description:
VERILOG-XL: How to specify libraries for different family devices in a multi-chi
p simulation.


Let's say you have an XC4005 and an XC3042 on the same board.  How do you ensure
 that the simulation models are drawn from
the correct library (4000 or 3000) for each LCA?


Solution 1:

If the Verilog netlist is generated by XNF2VERILOG

- there will be a "`uselib path_to_library" statement that is
  inserted into the netlist of the given LCA.

  - also required is an empty `uselib statement at the end of
    the same file.  This empty (no library path specified)
    `uselib statement turns off the `uselib statement
    preceding it for subsequent searches, and instructs the
    Verilog compiler to use library paths specified on the
    command line to do library component searches until it
    encounters the next, non-empty `uselib string.

If the netlist is not generated by XNF2VERILOG, you may have
to insert these two lines manually into the .v file for each
LCA.

Each part (3k, 4k, 4kex, etc.) should have its own
XNF2VERILOG-generated Verilog netlist with an explicit
"`uselib" directive pointing to the required library for that
part to ensure that there is no ambiguity.




End of Record #1694

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents