Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


fpga compiler: Wire load not found "parttype-s_wc"


Record #1800

Problem Title:
fpga compiler: Wire load not found "parttype-s_wc"


Problem Description:
Keywords: compiler, wire, load, parttype-s_wc

Urgency: Standard.

General Description:

The FPGA Compiler command: set_wire_load "parttype-s_wc"  causes the error: Wire
 load not found "parttype-s_wc"



Solution 1:

This is caused by the link and target libraries in the .synopsys_dc.setup file n
ot being set to the part that is being targeted.  The example setup file fc4k.sy
nopsys_dc.setup in $ds401/examples/synopsys looks like:

target_library = {xprim_4005-5.db xprim_4000-5.db xgen_4000.db \ xio_4000-5.db x
fpga_4000-5.db}

If the xprim_4005-5 is missing, or the wire load is being set for a different pa
rt, the user will get this error.

Set the xprim_####-#.db in the link and target libs in the setup file to the cor
rect part and speed grade.  Make sure that the link and target are identical.



End of Record #1800

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents