Answers Database
Foundation Simulator: Unknown outputs on XBLOX or VHDL design
Record #1903
Product Family: Software
Product Line: Aldec
Problem Title:
Foundation Simulator: Unknown outputs on XBLOX or VHDL design
Problem Description:
Keywords: simulate unknown xblox vhdl
Urgency: Standard
General Description:
During functional simulation the outputs of an XBLOX
component, or a VHDL macro containing inferred XBLOX
components, are unknown.
Solution 1:
This can happen if XBLOX is not being run prior to
simulation. The Project Manager may not detect the need to
run an XBLOX update. If this happens, the simulation netlist
will contain XBLOX components which are not simulatable.
To force an XBLOX update, delete the <design>.ALB and
<design>.ASX files, and run functional simulation again.
End of Record #1903
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |