Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Global reset polarity in 2K, 3K, 4K/E/EX, 5K, 7K, and 9K devices


Record #1908

Product Family:  Hardware

Product Line:  4000E

Problem Title:
Global reset polarity in 2K, 3K, 4K/E/EX, 5K, 7K, and 9K devices


Problem Description:
Keywords:  global reset polarity, master reset

Urgency: standard

General Description:

What are the names and active polarities of global reset
lines?


Solution 1:

A table listing the global reset polarity for the
various Xilinx architectures is listed below:

Device	Port
Family	Name	   Polarity
======	====	===============================
3k	GR	(active-low)
4k	GSR	(active-high)
5k	GR	(active-high)
7k	MRESET	(active-low)
9k	PRLD	(active-high)

Note: PRLD for the 9K family is for simulation purpose only.
      Each FF in a 9K device needs to be connected in design
      to the appropriate Global reset pin or Pterm reset in
      order to be reset durring device operation.



End of Record #1908

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents