Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Foundation Simulator: Can I prevent my design from being flattened for functional simulation?


Record #1934

Product Family:  Software

Product Line:  Aldec

Problem Title:
Foundation Simulator: Can I prevent my design from being flattened for
functional simulation?



Problem Description:
Keywords: foundation, simulate, functional, hierarchy,
	  flatten
Urgency:  Standard

General Description:
When performing functional simulation, you usually see the
design hierarchy preserved in the simulator (e.g. when you
select Signal -> Add Signals you see the design hierarchy in
the far right panel).

When the simulator needs to perform an "XBLOX Update", the
design is flattened.  The Add Signals window shows only
"Root" in the far right panel.

Is there a way to get the hierarchy back for functional
simulation, or to prevent the design from getting flattened?


Solution 1:

If the design needs to be flattened for functional
simulation, there is no way to restore the hierarchy.

In order to prevent the design from being flattened, you must
remove all XBLOX components from the design, replacing them
with standard library components.

If your design contains VHDL macros, perform the following
steps for each macro:

1. Open the .VHD file in the HDL Editor.
2. Select Synthesis -> Options.  Uncheck the "X-BLOX" box.
3. Select Project -> Update Macro.



End of Record #1934

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents