Answers Database
PPR 5.2.1: Possible Cause of PPR error 9016 if using Floorplanner
Record #1937
Product Family: Software
Product Line: FPGA Core
Problem Title:
PPR 5.2.1: Possible Cause of PPR error 9016 if using Floorplanner
Problem Description:
ERROR MESSAGE:
*** PPR: ERROR:
The following symbols of the set h_set cannot all fit into a single CLB block fo
r this device. Correct the following problem(s) for the symbols listed below.
*** PPR: ERROR 9016:
The set cannot be placed. The previously mentioned block(s) of the set should be
closely examined.
Solution 1:
A possible cause of this rather generic message could be the use of the floorpla
nner to place a particular part of a design.
Example:
Placing a CC16CE counter macro within a 2X4 CLB matrix - with the BUFT16 macro t
hat the counter is driving to the left of it on the floorplan. Writing/Saving t
his placement to a constraints file to run ppr -> reports ppr error 9016.
PPR has trouble routing the design as placed within the floorplan in the above e
xample - moving the BUFT16 to the right of the CC16CE counter removes the error.
By way of example, placement of your design within the floorplanner may be one p
otential source of this error message.
End of Record #1937
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |