Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Foundation Schematic: PPR ERROR 9028 when using COMPMC8 macro in 5200 design


Record #2066

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
Foundation Schematic: PPR ERROR 9028 when using COMPMC8 macro in 5200
design



Problem Description:
Keywords: ppr foundation 9028
Urgency: Standard

General Description:
The following error may occur during the place and route of
an XC5200 design:

*** PPR: ERROR 9028:
  The following block of the set $I2/hset does not represent
  a legal block configuration for this device. Check the
  logic shown below against the requirements of RLOC
  constraints, BLKNM parameters, and X and P signal
  parameters.
      Symbol Name = $I2/$1I3
	Type = CY_MUX
	RLOC = R1C1.LC0
      Symbol Name = $I2/$1I1965
	Type = CY_MUX
	RLOC = R1C1.LC0
....

Note that in the line "RLOC = R1C1.LC0", the RLOC attributes
refer to column 1 instead of column 0. This is an error in
the Foundation XC5200 library.




Solution 1:

For the correct schematics, refer to Page 3-48 in On Line Libraries Supplement G
uide.



Solution 2:

In order to use the COMPMC8 in an XC5200 design, you must
make a local copy of the macro and edit it to correct the
RLOC attributes.

See (Xilinx Solution 1657) for instructions on copying a
Xilinx library component.

Open up the macro schematic and modify all the RLOC
attributes for the 'LT' logic to use column 0 'C0'.



End of Record #2066

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents