Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1: NGDBUILD fails with Multiple Driver errors. EDIFNETO option missing


Record #2099

Product Family:  Software

Product Line:  ViewLogic

Problem Title:
M1: NGDBUILD fails with Multiple Driver errors. EDIFNETO option missing


Problem Description:
Keywords: NGDBUILD, EDIFNETO, translate, basnu, unexpanded

Urgency: standard

The M1 flow for Viewlogic designs do not use WIR2XNF.  Instead, an EDIF file
is written from the Viewlogic environment and taken to the Xilinx M1 Core
Tools for processing.  If no options are given when running the Viewlogic
EDIF netlister (EDIFNETO), the following warnings and errors may occur when
NGDBUILD is run:

WARNING:basnu - logical block 'ARITH/MUXBLK5/$1I5/M23/$1I31/$1I1' with type
   'AND3' is unexpanded
WARNING:basnu - logical block 'ARITH/MUXBLK5/$1I5/M23/$1I31/$1I2' with type
   'NOT' is unexpanded
WARNING:basnu - logical block 'ARITH/MUXBLK5/$1I5/M23/$1I38/$1I8' with type
   'OR2' is unexpanded
ERROR:basnu - logical net 'ARITH/ADDSUB/$1I97/COUT0_OUT' has multiple drivers
ERROR:basnu - logical net 'ARITH/ADDSUB/$1I97/COUT_OUT' has multiple drivers
WARNING:basnu - logical net '$1I505/$1I4/$1I37/GSR' has no driver
WARNING:basnu - logical net 'ARITH/OVERFLOW/$1I42/$1I37/DUMMY_GND' has no
   driver

There may be hundreds of these warnings and errors regarding:
Unexpanded Blocks
No Driver
No Load
Multiple Drivers

You will notice that the Unexpanded Blocks are logic primitives or simulation
components.  The Multiple Drivers (in this case) is within Carry Logic.


Solution 1:

When EDIFNETO is run for Xilinx M1 designs, one option is required.

If using the EDIF GUI from Workview Office or Powerview, you must define the
Level to be "xilinx" in addition to naming the design.

The command line equivalent is:

EDIFNETO -L XILINX design

This option stops the EDIF Netlister at Xilinx macros.


No options are required for EDIFNETI when reading an EDIF netlist back into
the Viewlogic environment for simulation.



End of Record #2099

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents