Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


SYNOPSYS: Analyzing SIM yields "VHDL syntactic or semantic error detected"


Record #2137

Problem Title:
SYNOPSYS: Analyzing SIM yields "VHDL syntactic or semantic error
detected"



Problem Description:
Keywords: FPGA Compiler, Design Compiler, analyze, semantic, syntactic, encrypte
d, VSS

Urgency: Standard

General Description: When analyzing the XACT 5.x libraries in $DS401/synopsys/li
braries/sim/src/<family>, the error "VHDL syntactic or semantic error detected"
may be encountered.


Solution 1:

If files currently exist in the lib directory that are from a compile done from
a previous version of Synopsys, or a compile that did not finish, then remove th
ese files.



Solution 2:

Delete the contents of the directory:
 $DS401/synopsys/libraries/sim/lib/<family>,
and re-execute the .dc script.



Solution 3:

If you are not using the Synopsys VSS simulator, then there is no need to compil
e this directory anyway.



Solution 4:

If you cannot get the libraries to compile, then you may download the pre-compil
ed libraries from the Xilinx ftp site.

File are in: ftp.xilinx.com/pub/swhelp/synopsys
Obtain the file "xsi521.synopsys<version>".




End of Record #2137

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents