Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


CADENCE Verilog-XL Error! (SHM) Database locked by another client


Record #2185

Product Family:  Software

Product Line:  Merged Core

Problem Title:
CADENCE Verilog-XL Error!  (SHM) Database locked by another client


Problem Description:
Keywords:  cadence shm verilog cwaves database lock simwaves

Urgency: standard

General Description:

Reference Number: 16531

While running Verilog-XL with a test fixture file that
contains functions that open and write out the Simulation
History Manager (SHM) database for the Cwaves and Simwaves
waveform viewers, you may see the following error messages:


Error!	  Database locked by another client    [Shmvlog-SHME]
	  "count_startupt.stim", 35: $shm_open("count_star.
	  shm");
	      Insure that no open waves window on this
	      database or orphan Verilog process still
	      running from a previous session exists before
	      continuing.

Error!	  Could not open database "count_star.shm"
	  [Shmvlog-SHME]
	  "count_startupt.stim", 35: $shm_open("count_star.
	  shm");

Error!	  No data base opened with $shm_open
	  [Shmvlog-SHME]
	  "count_startupt.stim", 36: $shm_probe("AS");


This may occur if you exited out of a previous Verilog-XL
run abnormally (by hitting Ctrl-| (vertical bar), for
example).



Solution 1:

This usually means that there is a stray "shmd" process
remaining after you have quit Verilog-XL.  Do a process
status list and kill the process to get rid of the error:

On SunOS:

  ps -auxwww|grep shm

You should see something like:

  <username>   7190  0.0  0.8  224  468 ?  S	14:19	0:00 shmd l /tmp/shmd.lo
g

  kill -9 <process_id>

In the example, the process i.d. is 7190:

  kill -9 7190



Solution 2:

In some cases, simply removing the <design>.shm directory
will correct the problem.



Solution 3:

Make sure that you have quit out of cWaves if you were working
on a previous simulation.  The error will appear if cWaves
is accessing the same .shm database.

Also make sure you have quit out of any other runs of
Verilog-XL.



End of Record #2185

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents