Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Hardware Debugger M1.3: Verify Bitstream finds bits mistched.


Record #2271

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
Hardware Debugger M1.3: Verify Bitstream finds bits mistched.


Problem Description:
Keywords: Hardware, debugger, verify, mismatch

Urgency: Standard

General Description:

Running a bitstream verification in the Hardware Debugger returns
"bits mismatched."  This can be caused by a previous verification
being cancelled before completion of the verification process.	If the
verify process is cancelled during operation the readback buffer is
not cleared; therefore, erroneous data will by used in a subsequent
verification process.


Solution 1:

Re-run the Verify Bitstream to completion.  This will clear the
readback buffer, and subsequent verifications will complete
successfully.



End of Record #2271

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents