Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Hardware Debugger M1.3: Display Signals window displays all "tied" signals.


Record #2322

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
Hardware Debugger M1.3: Display Signals window displays all "tied"
signals.



Problem Description:
Keywords: debug, signals, display, tie

Urgency: Standard

General Description:

When using the Hardware Debugger on designs that have been "tied" by
the Bitgen Tie option, the Display Signals window displays all the tie
signals created in the design to tie all the unused interconnect of
the device. Tie signals are not user design signals and should not be
used for debugging purposes.  Though the Display window does have a
filter for displaying signals, currently there is no negative sense
switch to remove certain signals from being displayed.


Solution 1:

All "tied" signal names begin with '$TIE', and all of the user created
design related signals are displayed after the "tied" signals.	To
locate user signals scroll to the bottom of the list.



End of Record #2322

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents