Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


GTS (on the STARTUP block) must be held low if unused in Verilog designs


Record #2370

Product Family:  Software

Product Line:  Cadence

Problem Title:
GTS (on the STARTUP block) must be held low if unused in Verilog designs


Problem Description:
Keywords: startup, verilog, gts

Urgency: Standard

General Description:

If you are instantiating the STARTUP symbol in your Verilog
design and you are not using the GTS input, you must attach
a ground or pulldown to this signal for your top-level outputs
to simulate correctly.

The GTS signal is created for simulation whether you use it or not.  Leaving it
unconnected will most likely lead to incorrect simulation.


Solution 1:





End of Record #2370

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents