Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Timing error reported for both flop and RAM, but only applies to RAM


Record #2374

Product Family:  Software

Product Line:  Merged Core

Problem Title:
Timing error reported for both flop and RAM, but only applies to RAM


Problem Description:
Keywords:  RAMS, RAMD, timing, delay

Urgency:  Standard

General Description:

When a RAMS/RAMD is packed with a flop, when there are timing
errors simulating the RAM there may also be errors reported for
the flop that are not valid.  This is due to the fact that the
flop and the RAM share the same K pin.	Delay values for both primitives are ann
otated to this pin, but only the larger (RAM) values is used.


Solution 1:





End of Record #2374

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents