Answers Database
Hardware Debugger: Polarity of Reset signal is active low
Record #2427
Product Family: Software
Product Line: FPGA Core
Problem Title:
Hardware Debugger: Polarity of Reset signal is active low
Problem Description:
Key Words: polarity, reset, active, low
Urgency: Standard
General Description:
What is the polarity of the Reset signal that is generated by the
Hardware Debugger software and XChecker cable?
Solution 1:
When the Reset button in the control panel of the Hardware Debugger
is pushed, the Xchecker cable generates an active low signal on the
RST pin.
End of Record #2427
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |