Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


Hardware Debugger 6.0.1/M1: What points can I probe during in-circuit debugging/readback?


Record #2444

Product Family:  Software

Product Line:  FPGA Core

Problem Title:
Hardware Debugger 6.0.1/M1: What points can I probe during in-circuit
debugging/readback?



Problem Description:
Keywords: debug, probe, readback

Urgency: Hot

General Description:
Not all points in my  netlist are probable when using the Xchecker
cable and Hardware Debugger software.  Which points are probable?


Solution 1:

The silicon has to have special circuitry are a probe point. These
are the probable points for the following families:

  XC4000 family: Flip Flop outputs, IOB outputs, CLB outputs,
		 Internal Ram points
  XC5200 family: Flip Flop outputs, CLB outputs

The Hardware Debugger will list all probable points, except for
internal RAM points.  The <design>.ll file created by bitgen -l or
makebits -l will also list the probable points (those lines end with
"Net=<netname>"), except for internal RAM points.

To probe internal RAM points, see the Hardware and Peripherals Guide
10/95, page 3-41 to 3-43.



End of Record #2444

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents