Answers Database
5.2.1 : How to import a Synopsys submodule into a Viewlogic Schematic
Record #2450
Problem Title:
5.2.1 : How to import a Synopsys submodule into a Viewlogic Schematic
Problem Description:
Keywords: Viewlogic, Synopsys, module, import
Urgency: Standard
Design Compiler created design in a Viewlogic schematic?
Solution 1:
In order to import a Synopsys design into a Viewlogic
schematic, the XACT 5.2.1 core tools (DS502) as well as the
Xilinx Synopsys Interface (DS401) and the Viewlogic Interface
(DS391) needs to be installed on the system and the environment
needs to be properly setup to run these tools.
Note: Where referenced, replace <module> with the name of the
top level design of the Synopsys created module.
1. Add/modify the following lines in your .synopsys_dc.setup
file:
bus_naming_style = "%s%d"
bus_dimension_separator_style = ""
bus_inference_style = "%s%d"
This needs to be performed so that the bus index naming is
compatible with the Viewlogic bus naming style.
2. Compile the design in Synopsys ommitting the
set_port_is_pad and insert_pads steps of implementation to
avoid the inferrence of pads and buffers in the module.
Create a .sxnf (FPGA Compiler) or .sedif (Design Compiler)
file.
3. Run syn2xnf -s <module>. The final output file will
be <module>.xff. The -s switch (sub-module) will omit the
EXT records from the produced .xff file so that the design
may be instantiated as a module. Open the .xff file with a
text viewer and verify that the file does not contain lines
that begin with EXT to ensure this step was executed
properly.
4. Rename the <module>.xff file to <module>.xnf and copy the
file to your Viewlogic project directory.
5. From Viewlogic, create a symbol with the appropraite
connecting pins. Be sure to specify the Property BlockType
of the symbol as a module rather than a composite
(default). It is usally best to name the symbol the same
name as the <module> created in Synopsys although this is
not required.
6. Place the symbol into the top level Viewlogic schematic.
7. Add the following attribute to the newly created symbol:
file=<module>.xnf
8. Connect the symbol to your schematic and complete the
design.
9. Implement the design as normal Viewlogic project. If
design changes need to be made to the Synopsys module,
simply perform steps 2 through 4 again.
End of Record #2450
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |