Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.2.11 Bitgen - The top right bufgp of 4000E parts may not be configured correctly.


Record #2514

Product Family:  Software

Product Line:  Merged Core

Problem Title:
M1.2.11 Bitgen - The top right bufgp of 4000E parts may not be
configured correctly.



Problem Description:
Bitgen will not configure the top right BUFGP correctly if
it is not driven by the dedicated clock pad. This will occur
when an internal clock signal is used or when an external
clock is used on a non-clock pad. The symptom is that the
clock net will not be working.

Reference # 18558


Solution 1:

This problem can be avoided by moving affected clock
configurations to bufgp's in any corner other than the
top right corner.

This problem has been fixed for the M1.3 version which
can be used on existing M1.2.11 designs.



End of Record #2514

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents