Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.3.7 Timing - XC4000E speed file patch available that correct three problems


Record #2691

Product Family:  Software

Product Line:  Merged Core

Problem Title:
M1.3.7 Timing - XC4000E speed file patch available that correct three
problems



Problem Description:
New XC4000E speed files fix the following three problems.

  Incorrect timing from PAD->Q for latches in NODELAY mode.
  Reference # 18270

  Missing delay value from clock IOB to CLKIN.
  Reference # 18707

  Incorrect RAM address delay.
  Reference # 18852


Solution 1:

A Patch is available on the FTP site at:

ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/4ke_spd.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/4ke_spd.zipInternet Link




End of Record #2691

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents