Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


XC4000XL: he pin C8 of xc4044XL BG352 can't be mapped by m1.3.7,


Record #2711

Product Family:  Hardware

Product Line:  4000XL

Problem Title:
XC4000XL: he pin C8 of xc4044XL BG352 can't be mapped by m1.3.7,


Problem Description:
Keywords: 4044, 4044XL, C8, map, M1.3.7

Urgency: Standard

Problem description
On the data book, Pin C8 of the xc4044XL BG356 is listed as an I/O pad, but you
can't assign any I/O signal to this pin, because m1.3.7 will not map I/O signals
 to this site. C8 doesn't even exist in epic.


Solution 1:

This is the extra pin we added to the 4044XL BG352 that wasn't there originally.
  The pin is very real.  It wasn't in the older version of epic. C8 has been add
ed in m1.4.4. The pin is bonded and we are testing the functionality like all th
e
other pins.



End of Record #2711

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents