Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


How to analyze the resources a module or partially completed design consumes?


Record #2712

Problem Title:
How to analyze the resources a module or partially completed design
consumes?



Problem Description:
Keywords: resources, module, macro,

Urgency: Standard

General Description:
If you have a partially completed design, how can you determine
what percentage of the device is used and what resources are used?


Solution 1:



Create an EDIF, XNF, or SXNF netlist of the module or design section
you are interested in evaluating.

Command Line:

  1. Process your design to the mapped stage using the command below.
     The mapper determines the kinds and amounts of physical
     resources used.  The Place and Route stage simply determines
     the arrangement of the resources and the routing used.  So you
     do not need to wait for the Place and Route stage to complete.

     ngdbuild -p <part name> <design netlist>
     map <design>.ngd -u

  2. The -u option tells the optimizer not to trim unconnected signals
     and symbols.  This prevents your incomplete design  from being
     deleted.

  3. Open the <design>.mrp file using a text editor.  Go to the
     bottom of the Map Report, there  you will see a Design Summary.
     The Design Summary lists the resources used by the part of the
     design that you processed.

Graphical Interface:

  1. Using the Design Manager, create a project for your netlist.
     Select File->New Project from the Design Manager menu.

  2. Create a version and revision.  Select Design->New Version
     and Design->New Revision fro the Design Manger menue.

  3. Select the revision and click on the Flow Engine toolbar button.

  4. In the Flow Engine select the Setup->Options menu item.

  5. Click on the Edit Template button for the Implementation
     Template.	On the Optimize & Map tab, make sure that the
     Trim Unconnected Signals button is unselected.  This prevents
     the optimizer from deleting your whole design.

  6. In the Flow Engine select the Setup->Stop After... menu item.
     Select to stop after Map.	The mapper determines the kinds and
     amounts of physical resources used.  The Place and Route stage
     simply determines the arrangement of the resources and the
     routing used.  So you do not need to wait for the Place and Route
     stage to complete.

  7. To process your design, from the Flow Engine menu select
     Flow->Run.

  8. When the Flow Engine completes the Map stage, open the Report
     Browser and double click on the Map report.  To open the
     Report Browser, from the Flow Engine menu select
     Utilities->Report Browser.

  9. Go to the bottom of the Map Report, there	you will see a Design
     Summary.  The Design Summary lists the resources used by the
     part of the design that you processed.


Below is a sample Design Summary:

Section:  Design Summary
------------------------

   Number of warnings:	   5
   Number of errors:	   0
   Number of CLBs:		1185 out of 1296
      Flops/latches:	 2031
      4 input LUTs:	 1833
      3 input LUTs:	 1100
   Number of bonded IOBs:      243 out of  256
   Number of BUFGLSs:		4 out of    8







End of Record #2712

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents