Answers Database
Foundation F1.3/F1.4, XVHDL: How to simulate VHDL designs with instantiated XNF files
Record #2737
Product Family: Software
Product Line: Aldec
Problem Title:
Foundation F1.3/F1.4, XVHDL: How to simulate VHDL designs with
instantiated XNF files
Problem Description:
Keywords: Metamor, XNF, XVHDL, Simulate
Urgency: Standard
General Description:
How can I functionally simulate a VHDL design with instantiated
XNF modules in it?
Solution 1:
In order for Foundation to be able to functionally simulate an
instantiated XNF module, the XNF netlist must be part of the
project library. To add it to the project library, go into the
Schematic Editor, and select Hierarchy -> Import Netlist...
Choose the XNF file which is instantiated in the VHDL code.
(Note: even if you do not use a schematic in the design, you
must enter the Schematic Editor to be able to import the XNF
netlist.)
Now, after the VHDL design is synthesized, you may go directly
into the Functional Simulator to simulate the design.
End of Record #2737
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |