Answers Database
Foundation XVHDL: How to keep internal signal name so it appears in simulator
Record #2756
Product Family: Software
Product Line: Metamor
Problem Title:
Foundation XVHDL: How to keep internal signal name so it appears in
simulator
Problem Description:
Keyword: internal, signal, name, xvhdl, simulation
Urgency: Standard
General Description:
Some internal signals that are outputs of combinatorial logic
will not shows up as a selectable signal in the simulator due
to the XVHDL compiler changing the name of the signal.
Solution 1:
To force Metamor (the XVHDL compiler) from renaming the signal
use the 'critical' attribute, as shown below.
Note that the Metamor library should be declared at the top of
the VHDL file:
library METAMOR;
use METAMOR.attributes.all;
The attribute should be used as follows, and should be placed
before the 'begin' keyword in the architecture section.
attribute critical of <signal name>: signal is true;
End of Record #2756
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |