Answers Database
CONCEPT2XIL/SIR2EDF: Error! Cannot open property file
Record #2773
Product Family: Software
Product Line: Cadence
Problem Title:
CONCEPT2XIL/SIR2EDF: Error! Cannot open property file
Problem Description:
Keywords: concept2xil, sir2edf, property
Urgency: standard
General Description:
CONCEPT2XIL fails in the netlisting stage with a "failed
to netlist the design error, and refers you to the
concept2xil.log file:
*ERROR* failed to netlist the design
please see the logfile (<explicit_path_to_concept2xil.log)
The log file itself shows the following failure
in SIR2EDF:
Running sir2edf version EXP-2.9 01/24/97 17:11 (stcm1sj).
Copyright (c) 1992-1995 Cadence Design Systems. All Rights Reserved.
Initializing environment ...
Loading property format file ...
Error! Cannot open property file
Solution 1:
The "property file" that the error message is referring to
is the "xilinx.pff" property filter file. The CONCEPT2XIL
script from Cadence requires that the xilinx.pff file be
located in either
$XILINX/data, or
$CDS/share/library/xilinxM1/data
CONCEPT2XIL looks for this file in the Xilinx tree first.
When it searches the Xilinx tree, CONCEPT2XIL keys off
the "XILINX" variable. When searching for it in the Cadence
tree, it determines the location of the Cadence tree
using the `cds_root function.
If you are using the Concept interface from the Xilinx
Alliance CD, the xilinx.pff file will be included on this
CD in $XILINX/data. For CONCEPT2XIL to find it in this location, you must sourc
e your Xilinx setup script as well
as your Cadence setup script. You must also make sure that
the XILINX variable has been set to the correct location in
your XILINX setup file:
setenv XILINX <path_to_XILINX_install_directory>
Users obtaining their M1 Concept interface from Cadence
will usually have the xilinx.pff located in
$CDS/share/library/xilinxM1/data
and any standard setup script for Cadence should allow
CONCEPT2XIL to find the xilinx.pff in this location by
running the `cds_root function.
End of Record #2773
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |