Answers Database
M1.3/M1.4 PAR: The signal "GLOBAL_LOGIC0" is not completely routed--messages about unrouted nets that are not in the input design
Record #2783
Problem Title:
M1.3/M1.4 PAR: The signal "GLOBAL_LOGIC0" is not completely
routed--messages about unrouted nets that are not in the input design
Problem Description:
Keywords: unrouted
Urgency: standard
General Description:
PAR may issue a message about unrouted nets that do not
appear to have been part of the user's input design.
Solution 1:
In some cases, if the message looks something like this:
//////////////////////////////////////////////////////////////
Dumping design to file "drink_top_r.ncd".
Total CPU time 22 secs
Total REAL time: 2 mins 41 secs
End of route. 169 routed (97.69%); 0 unrouted active,
4 unrouted pwr/gnd.
No errors found.
The signal "GLOBAL_LOGIC0" is not completely routed.
//////////////////////////////////////////////////////////////
This is followed further down in the report by:
//////////////////////////////////////////////////////////////
Total REAL time to Router completion: 2 mins 47 secs
Total CPU time to Router completion: 23 secs
Generating PAR statistics.
The Delay Summary Report
The Score for this design is: 544
The Number of signals not completely routed for this design is: 1
The Average Connection Delay for this design is: 3.706 ns
The Average Connection Delay on critical nets is: 0.000 ns
The Average Clock Skew for this design is: 0.033 ns
The Maximum Pin Delay is: 11.991 ns
The Average Connection Delay on the 10 Worst Nets is: 8.691 ns
Listing Pin Delays by value: (ns)
d <= 10 < d <= 20 < d <= 30 < d <= 40 < d <= 50 d > 50
--------- --------- --------- --------- --------- ---------
157 12 0 0 0 0
Timing Score: 0
Dumping design to file "drink_top_r.ncd".
1 signals are not completely routed.
WARNING:baspw:130 - Design is not completely routed.
//////////////////////////////////////////////////////////////
The unrouted nets may actually be global VCC and GND nets,
particularly those that are named "GLOBAL_LOGIC". The M1
tools will generate GLOBAL_LOGIC names for global VCC and
GND nets. In this example, "GLOBAL_LOGIC0" refers to a
global ground net.
End of Record #2783
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |