Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1: Taengine -> abnormal program termination


Record #2794

Product Family:  Software

Product Line:  CPLD Implementation

Problem Title:
M1: Taengine -> abnormal program termination


Problem Description:
Keywords: M1, 9500, CPLD, taengine

Urgency: Standard

General Description:  When running the flow engine, timing
fails.	In the log report the last three lines are:

taengine -f design -l design.tim
Assertion failed: !i->RetOutput(iot,ZeroIfNew), file
../node/s/node.c, line 247

abnormal program termination


Solution 1:

Problem seems to be the input EDIF file.  The EDIF file is
using '.' (dot) extensions.  This currently causes problems
with M1.3.7.

Example of INVALID EDIF entry:

(instance (rename Test_SCH "Test.SCH")
      (viewRef NetlistView
       (cellRef Test)))

The current workaround is to edit the EDIF file by changing
the dots '.' to underscores '_'.  The input EDIF file
should run successfully.

For the above example, the "Test.SCH" should be changed to
"TEST_SCH" as shown below:

 (instance (rename Test_SCH "Test_SCH")
      (viewRef NetlistView
       (cellRef Test)))



End of Record #2794

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents