Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.3.7 TRCE - Timing constraint does not relax period constraint


Record #2828

Product Family:  Software

Product Line:  Merged Core

Problem Title:
M1.3.7 TRCE - Timing constraint does not relax period constraint


Problem Description:
Timing constraint does not relax period constraint:
TS20 = MAXDELAY FROM TIMEGRP "wr_add" TO TIMEGRP "freeq_counter" 60 nS	;

Reference # 100196


Solution 1:

A patch is available at:

ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/trce_sun091597.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/trce_sol091597.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/trce_hp091597.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.3_alliance/trce_nt.zipInternet Link

This patch is also available from the M1.3 Performance Pack CD.



End of Record #2828

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents