Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.3 MAP: OPTX error -- ERROR: x4kdr: 7 (Foundation F1.3 specific)


Record #2993

Product Family:  Software

Product Line:  FPGA Implementation

Problem Title:
M1.3 MAP: OPTX error -- ERROR: x4kdr: 7 (Foundation F1.3 specific)


Problem Description:
Keywords: optx, map, x4kdr:7, netcheck
Urgency: Standard
General Description:

Map may fail due to the following OPTX error (or one similar):

ERROR: x4kdr: 7 - Netcheck: More than one active source pin was found for signal
 <signal_name>.  Please check to ensure that all signals only have one driver...


Solution 1:

The above error may occur if you are using Foundation F1.3 and have VHDL macros
instantiated in a schematic.  It happens mostly when one VHDL macro is instantia
ted more than once on a schematic.  The root cause is the way that Metamor synth
esizes the VHDL code into a netlist and then the way that map in M1.3 interprets
 the netlist.  Metamor optimizes the code and merges netnames.	Map sometimes do
esn't like the way that Metamor does this.  The workaround is to turn off the op
timization in Metamor.

In the HDL Editor, go to "Synthesis" and then "Options".  Choose "Off" under "Op
timize".  Resynthesize the design and then reimplement the design in M1.

If the instantiated macros were written in ABEL, please look at solution record
3064.



End of Record #2993

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents