Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


XC9500: Corrected model from LMG now available


Record #2997

Product Family:  Hardware

Product Line:  9500

Problem Title:
XC9500: Corrected model from LMG now available


Problem Description:
Keywords: 9500, lmg, smart model, prld

Urgency: standard

General Description:

There was a problem wit LMG's models for the XC9500 family with the PRLD
net not being driven. It would cause the registers in the device to
preload to an unknown state during timing simulation.


Solution 1:

The models have now been corrected by LMG. If you need the latest model,
please call the LMG hotline at 1-800-445-1888 and ask for a model update.
It is not available on their FTP site. You will also need to tell the
platform you are using.



Solution 2:

Synopsys believes they have found an additional bug in their patched XC9500 Smar
tmodel which causes the flop outputs to remain stuck in the unknown state (as of
 Nov 24, 97); another revsion of the patch should be available from Synopsys sho
rtly. According to Synopsys, this remaining bug could be worked-around by substi
tuting the string

  designator "XC9
with
  designator "9

in the timing simulation EDIF file (i.e., remove the prefix "XC" from the part n
umber).



End of Record #2997

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents