Answers Database
Synopsys FPGA Compiler: Error code "VE-0" from analyze command in dc_shell
Record #3003
Product Family: Software
Product Line: Synopsys
Problem Title:
Synopsys FPGA Compiler: Error code "VE-0" from analyze command in
dc_shell
Problem Description:
Keywords: analyze, synopsys, dc_shell
Urgency: standard
General description:
When a source design file is prepared on a PC (using a PC-based text editor) or
is detached from an email message on a PC-based email system, the file contains
carriage-return characters that are incompatible with the Synopsys parser. If yo
u try to analyze the file using dc_shell on a UNIX workstation, the analyze comm
and produces the following error, typically referencing line 1:
(File: mydesign.v Line: 1)
(VE-0)
This occurs on FPGA Compiler and Design Compiler.
Solution 1:
Convert the file using the dos2unix command before running the analyze command.
End of Record #3003
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |