Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1.5: PERIOD placed on net between PAD and IBUF not analyzed


Record #3015

Product Family:  Software

Product Line:  FPGA Implementation

Problem Title:
M1.5: PERIOD placed on net between PAD and IBUF not analyzed


Problem Description:
Keywords: PERIOD, TRCE, IBUF

Urgency: standard


For the following arrangement:
Solution 1:

Like the TNM, the PERIOD constraint should also be placed on the
output of an IBUF:

NET clock PERIOD = 10 ns;

A PERIOD constraint may be placed on the net between the IPAD
and BUFG; the above restriction only applies to IPAD to IBUF
connections.



End of Record #3015

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents