Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


V1.4.0 COREGEN: sample COREGen .COE coefficient files.


Record #3040

Product Family:  Software

Product Line:  Coregen

Problem Title:
V1.4.0 COREGEN: sample COREGen .COE coefficient files.


Problem Description:
Keyword: COREGEN, CORE Generator, ROM, RAM, FIR, Filter, PDA, SDA

Urgency: standard

The following are sample Coregen coefficient files for FIR  Filters, ROM, and RA
M


Solution 1:


FIR Filter:

component_name=pdafir;
number_of_taps=8;
radix=16;
input_width=8;
coef_width=8;
output_width=20;
symmetry=true;
cascade=false;
trim_empty_roms=false;
signed_input_data=false;
coefdata=20,A,15,34;

The following is a brief explanation of the keywords in the
coefficient File.

Component_name: declares the name of the component.

Number_of_taps: Specifies the number of taps.

Radix:		Specifies the base of the coefficient.
		Radix=10 indicates that the
		coefficients are in base 10 (decimal) format,
		Radix=16 indicates that the
		coefficient is in hexadecimal.

Input_width:	Specifies the input width.
Coef_width:	Specifies the output width.
Output_width:	Specifies the output width.
Symmetry:	Specifies the symmetry of the filter. "TRUE"
		indicates that the filter coefficients are
		symmetrical, "FALSE" means they are
		asymmetrical.
Cascade:	Specifies whether the cascade capability of
		the filter is enabled.
Trim_empty_rom: Trims out unnecessary logic associated with
		ROM modules.   This option can save some
		resources by trimming out unused logic, but

For more information, please refer to the specification sheets for FIR filters.



Solution 2:

ROM:

Component_name=rom48x8;
Data_width=8;
Address_width=6;
Depth=48;
Radix=16;
Memdata=0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,2
1,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,
42,43,44,45,46,47;

For more information, please refer to the online specification
sheet for ROMs in COREGen.



Solution 3:

Dual Port and Single Port Ram:

Component_name=dpram48x8;
Data_width=8;
Address_width=6;
Depth=48;
Radix=16;
Memdata=0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,
25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47;

The format of a COE file for a Single Port RAM is the same as
that for a Dual Port RAM.

For more information, please refer to the specification sheet
for RAMs.





End of Record #3040

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents